Introduction
The control system for the Large Electron Positron accelerator (LEP) will use a fully distributed computer system made up almost entirely of microprocessors1. The In particular, the minicomputers can be replaced by microcomputers assembled on a suitable multiprocessor bus2. As a consequence of this progress, the conventional process computers, the message transfer computers and the input/output preprocessing equipment can be implemented in an homogeneous crate and bus system provided that the system offers the required multiprocessor facilities.
The purpose of this paper is to review the requirements to be satisfied by a multiprocessor bus architecture and to propose an inter-processor communication concept using messages. A communication channel organization with reservation and access protection and a layered software structure for bus access primitives conforming with the proposed E3S3 standard system specification is described.
Requirements for multiprocessor operation
Without going into details, this paragraph summarises the technical properties we consider important or desirable to achieve a flexible, reliable and efficient multiprocessor operation. 6 . A master makes a bus request by putting its binary priority code in parallel onto five or six lines. An on-hoard self-selection logic resolves simultaneous requests amongst masters. The major advantage offered by a distributed arbitration is that the module is position and priority independent, without the daisy chaining burdens. As no central arbitration module is required system duplication and stand-by capability for back-up can easily be implemented. In additition, the current master is identifiable by all processors during arbitration time. As a counterpart to these advantages an arbitration logic is required on-board of each master and a fair circular priority algorithm is difficult to achieve.
Bus arbitration mechanisms
For the LEP multiprocessor bus architecture a distributed arbitr ation mechanism is implemented in the VME bus in a compatible way with the daisy chain arbitration to allow the use of VME manufacturer's 
Addressable interrupts
In a single processor environment all interrupts generated by peripheral modules are sent to the processor. In a multiprocessor system the same peripherals or input/output modules are shared dynamically amongst the various processors. A processor and a slave or two processors co-operate temporarily for execution of a specific task. At completion of a task both modules become available again for other tasks. While for single processor operation a physical link between the module generating the interrupt and the processor receiving it is acceptable, for multiprocessor operation a programmable and addressable interrupt mechanism is required. This can be achieved by a normal input/ output cycle generated with high priority.
The generation of an interrupt vector by the source module implies bus mastership capability from that module. For EUROBUS the interrupt vector is an address-only cycle (data-less cycle) while for the VME bus the interrupt vector is a data byte transfer following an interrupt request. For I/P-896 the interrupt vector is a normal write cycle, generated by the source module, in which the address is part of the address space and the data may contain additional information.
The multiprocessor bus architecture for the [EP control system will make use of programmable interrupt vector cycles generated by the source module. The destination processor receives in a FIFO buffer these interrupt vectors accompanied by their source module number. The bus mastership request for interrupt generation is made at high priority to go through the normal bus traffic with minimum time delay.
Resource allocation and protection
In multiprocessor operation several processors may share dynamically resources connected onto the same backplane bus. To become master of a resource a protocol must be defined and be obeyed to avoid inteference between processors. Once allocated to a temporary master, access to this resource must be secured and a signature protection mechanism be implemented to reject any command issued by non authorized masters.
The most popular method to establish communication amongst processors uses the shared memory concept. In this case the access is protected by memory mapping and management unit. This method however does not protect shared memory or peripherals against faulty hardware/software addressing over the common bus. In fact, to guarantee a secure access to a resource the protection must be implemented at the destination.
The processor and slave modules designed for the LEP control system will contain an homogenous register allocation and a signature protection mechanism. For the purpose of assembling "real" systems consisting of modules acquired from multiple sources, some measure of logical compatibility is required. Logical compatibility means that modules performing the same or similar functions do so in a consistent way. Thus a uniform scheme for allocating addresses and interrupt vectors has been adopted. In addition, the format for the Control and Status Register (CSR) of each channel within a module as defined by E3S has been adopted.
Multicrate capability
To assemble large multiprocessor systems and/or numerous input/output and peripheral modules multicrate operation has to be provided. A multicrate highway interconnects up to 7 crates by using bus linker modules. The multicrate operation is a true backplane dataway extension with straight-through operation carrying all bus cycles and having its own arbitration mechanism. An addressing scheme homogeneous for all crates has been adopted in Peripheral Address Space (PAS) and Memory Address Space (MAS). 
